We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20602

LogiCORE SPI-4.2 (POS-PHY L4) v7.1 - Not enough I/O on the bank if using FF672 package


General Description: 

When generating SPI4.2 v7.1 core, it allows you to select bank 9 or 10 for the Source core I/O Placement. 


If you are targeting Virtex-4 device using FF672 package, you may get an error in MAP indicating that there is  

not enough bonded I/O available.


When using FF672 package, banks 9 and 10 have only 16 bonded I/O, which is not enough to place all 18 pairs of LVDS signals (16 TDat + 1 TDClk + 1 TCtl ). It is recommended that you move TDat, TDClk, and TCtl to either bank 7 or 8 by editing the UCF file. 


As mentioned in the SPI4.2 User Guide, the core does not require pin lock and therefore can be targeted to different banks. You will need to change the Source core AREA constraints to match the new I/O bank placement. 


Please see the Constraining the Core section of the User Guide for more information.

AR# 20602
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article