When using Formal Verification, the supported flow is listed in this Application Note on the Cadence Web site:
http://sourcelink.cadence.com/docs/files/Application_Notes/2007/Xilinx_FPGA_EC_application_note_v11.pdfNOTE: You must have a Sourcelink user name and password to access this document. Contact Cadence to obtain a Sourcelink account.