UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
General Description:
Why does the DSP48 Primitive Simulate with an extra cycle of latency when "Consolidate Control Ports" option is selected?
This has been fixed in System Generator 6.1.p03.
http://www.xilinx.com/products/software/sysgen/sg_intro.htm
AR# 20619 | |
---|---|
Date | 05/16/2014 |
Status | Archive |
Type | General Article |