UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20623

6.3.p03 System Generator for DSP - How can I reduce the fanout on the clock enable logic to decrease the routing delays?

Description

General Description: 

How can I reduce the fanout on the clock enable logic to decrease the routing delays?

Solution

In System Generator 6.3.p03, additional pipeline registers have been added to the output of the clock enable generation logic. These additional registers can be used by synthesis tools to reduce fanout and make it easier to route clock enable signals for high speed designs. For more information, see: 

http://www.xilinx.com/products/software/sysgen/sg_intro.htm

AR# 20623
Date Created 09/03/2007
Last Updated 05/19/2014
Status Archive
Type General Article