When is RXCHECKINGCRC asserted after the EOF is received?
Regardless of RXDATAWIDTH, the latency is 4-5 RXUSRCLK cycles.
This is not exact, as a clock domain crosses from RXRECCLK to RXUSRCLK; although it is always exact in simulation, there is a possibility of phase offset between RXRECCLK and RXUSRCLK.