UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20719

Virtex-II Pro RocketIO - When is RXCHECKINGCRC asserted after receiving the EOF?

Description

When is RXCHECKINGCRC asserted after the EOF is received?

Solution

Regardless of RXDATAWIDTH, the latency is 4-5 RXUSRCLK cycles.  

 

This is not exact, as a clock domain crosses from RXRECCLK to RXUSRCLK; although it is always exact in simulation, there is a possibility of phase offset between RXRECCLK and RXUSRCLK.

AR# 20719
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article