UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20757

7.1i iMPACT - Virtex-4 configuration fails when using a serial download or PROM configuration with an MCS file generated by 7.1i iMPACT

Description

General Description:

Configuration of my Virtex-4 device fails when I use a serial download or PROM configuration with an MCS file generated by 7.1i iMPACT.

Solution

This problem occurs because the startup clock does not change from JTAGCLK to CCLK.

To work around this issue, set the startup option correctly when generating the bitstream rather than allowing iMPACT to make the change. For more information on setting the BitGen option, please refer to the design tools manual:

http://www.xilinx.com/support/software_manuals.htm

This issue will be resolved in a future service pack.

AR# 20757
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article