UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20770

Embedded Tri-mode Ethernet MAC Wrapper v1.0 - IDELAY is incorrectly instantiated in the top level wrapper when EMAC is used in RGMII mode

Description

General Description:

There is a problem in the Embedded Tri-mode Ethernet MAC Wrapper v1.0 when EMAC is used in RGMII mode. Specifically, the top-level VHDL and Verilog wrappers (core_name_top.vhd and core_name_top.v) should have an IDELAY instantiated for the RGMII_RXC clock instead of the RGMII_RXD and RGMII_RX_CTL signals. The reason is that the RGMII specification requires a delay on the clock but not on the data or control signals.

Solution

A patch is available that correctly instantiates the IDELAY on the RGMII_RXC clock rather than the RGMII_RXD and RGMII_RX_CTL signals.

To obtain this fix, install the patch that is available in the Embedded Tri-mode Ethernet MAC Wrapper v1.0 Release Notes and Known Issues Answer Record (Xilinx Answer 20193).

AR# 20770
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article