We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20792

LogiCORE 3GPP2 Turbo Convolutional Code Decoder v1.0 - External memory ports are still present on output when "Use External RAM" check box is not used


When the Checkbox to use external RAM is NOT selected the CORE Generator GUI shows the signals "S_ADDR, P_ADDR, WR_D_OUT, and RD_D_IN" as disabled. However, when the core is generated, the instantiation template still has these signals. It seems to have used the correct settings internally because the core uses 47 BRAMs as it should when internal RAM is used.


The core is correctly using internal BRAM, but the instantiation template still has the external RAM port. These ports can be left unconnected. 


Please see (Xilinx Answer 30168) for a detailed list of LogiCORE 3GPP2 Turbo Convolutional Code Decoder Release Notes and Known Issues.

AR# 20792
Date Created 03/13/2008
Last Updated 05/19/2014
Status Archive
Type General Article