We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20867

7.1i NGDBuild - Timing constraint from UCF file is lost in PCF depending on input HDL


Keywords: UCF, Net, Period, Constraint, PCF

Urgency: Standard

General Description:
The following constraints are not properly utilized and evaluated in the design:

Old way:
Net sys_clk_pin PERIOD = 5000 ps;


Use TNM based timing constraint for PERIOD, instead of NET timing constraint.

NET sys_clk_pin TNM_NET = "sys_clk";
TIMESPEC TS_sys_clk = PERIOD "sys_clk" 5000 ps;

The fix for the NET timing constraint passage will be available in 7.1is2.
AR# 20867
Date Created 02/24/2005
Last Updated 04/17/2007
Status Archive
Type General Article