We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20965

7.1i Timing - PCIIOB CLK->TFF->PCI Tiockon+Tiopci delay disabled


General Description:

When I perform a timing analysis in the previous version of the software, I would see the delay type of Tiockon+Tiopci delay in the timing report. In the current version of the software, I no longer see this delay. Why is this the case?


This timing delay type has been disabled by default in 7.1i, but it can be turned back on with the following syntax in the UCF:

ENABLE = Tiockon+Tiopci;

AR# 20965
Date Created 09/04/2007
Last Updated 01/18/2010
Status Archive
Type General Article