UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20985

6.3isp3 Timing, Spartan-3 - Min/Max values switched for Timing check on DCMs

Description

General Description:

When I perform a timing analysis on my design, timing analysis states that the CLKFX min/max frequencies are outside the range of the device and the following warning occurs:

"WARNING:Timing:2798 - The output clock CLKFX_BUF from DCM DCM_INST has a period

(frequency) specification of 8000 ps (125.00 Mhz). This violates the minimum

period (maximum frequency) of 41666 ps (24.00 Mhz).

WARNING:Timing:2799 - The output clock CLKFX_BUF from DCM DCM_INST has a period

(frequency) specification of 8000 ps (125.00 Mhz). This violates the maximum

period (minimum frequency) of 4761 ps (210.04 Mhz)."

The PERIOD constraints are within the operating conditions of the device and are inappropriate and should be removed. When will this be fixed?

Solution

This problem has been fixed in the latest 7.1i Service Pack available at:

http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 7.1i Service Pack 1.

AR# 20985
Date Created 09/04/2007
Last Updated 01/18/2010
Status Archive
Type General Article