We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21113

ML300 - Start/Reset mode for the PHY defaults to 100 MBit, Full Duplex, and no Auto-negotiation


General Description:  

Because of CFG/LED1 being pulled to 2.5V when 3.3V is needed, the startup mode for the PHY defaults to 100 Mbit, full duplex, and no auto-negotiation. In order for auto-negotiation to be enabled without the use of software, it is necessary to pull the CFG/LED1 signal to 3.3V.


The following document explains the hardware changes required: 



AR# 21113
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article