UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21168

7.1i CPLD Hprep6 XC9500/XL/XV CoolRunner XPLA3 - Device (Jedec) output does not function properly on the board

Description

A design that functioned correctly in 6.3i does not function in 7.1i. This affects the following families: XC9500, XC9500XL, XC9500XV, and CoolRunner XPLA3.

Solution

XC9500, XC9500XL, XC9500XV:

There is a bug in the program that creates the Jedec file (hprep6). This bug appears only on Windows platforms. It does not occur on Linux or Solaris operating systems. There is a logic error, and the outputs will appear to be inverted. Programming a device with this invalid Jedec file will NOT harm the device.

CoolRunner XPLA3:

A bug in the program creates the Jedec file (hprep6). This bug affects all operating systems. Programming a device with this invalid Jedec file will NOT harm the device.

This issue has been fixed in the latest 7.1i Service Pack available at:

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 7.1i Service Pack 2.

AR# 21168
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article