UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21188

Virtex-4 RocketIO - Why is CLK_COR_SEQ_1_x not working correctly in simulation?

Description

Clock Correction on the CLK_COR_SEQ_1_x does not seem to be working correctly in simulation. Why is that?

Solution

This problem has been fixed in the latest 7.1i Service Pack available at: 

http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 7.1i Service Pack 2. 

 

In the meantime, you can work around this problem by switching to CLK_COR_SEQ_2_x. This affects only simulation.

AR# 21188
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article