UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21201

7.1 System Generator for DSP - Release Notes/README

Description

General Description: 

This Answer Record contains the Release Notes for System Generator for DSP 7.1.

Solution

KNOWN ISSUES in 7.1 SYSTEM GENERATOR FOR DSP 

 

Support Software Issues 

 

1. What software do I need to install System Generator for DSP? Please see (Xilinx Answer 17966)

 

2. XST bus elaboration might cause interface changes. Please see (Xilinx Answer 18650)

 

3. QAM16 demo fails to compile when using Leonardo Spectrum. Please see (Xilinx Answer 19503)

 

 

Xilinx Block Set Issues 

 

1. The CIC filter exhibits overflow for inputs that use the complete dynamic bit range of the data input. To work around this problem, do not use the full dynamic range of your input. Please see (Xilinx Answer 12480)

 

2. PicoBlaze fails to compile when using the Leonardo synthesis tool. Please see (Xilinx Answer 16923)

 

3. PicoBlaze compiler script fails when using long module names. Please see (Xilinx Answer 16924)

 

4. There are simulation mismatches for the FFTx when the VOUT is Low. Please see (Xilinx Answer 18645)

 

5. Missing clock/clock enable pair when importing VHDL as a black box. Please see (Xilinx Answer 20198)

 

6. Simulation mismatched for the reloadable DA FIR, when doing back annotated simulation. Please see (Xilinx Answer 19505)

 

7. Verilog simulation mismatch when using the Dual Port BlockRAM. Please see (Xilinx Answer 20200)

 

8. Reset must be asserted when using the embedded option for the FIFO Block. Please see (Xilinx Answer 20201)

 

9. Verilog simulation mismatched when using the FIFO Block. Please see (Xilinx Answer 20205)

 

10. Verilog generation when using the embedded option for the FIFO Block. Please see (Xilinx Answer 20206)

 

11. Xilinx Communications Reference block set does not open on Japanese OS. Please see (Xilinx Answer 20207)

 

12. AWGN reference block uses too many block RAMs. Please see (Xilinx Answer 20208)

 

13. Resource Estimator causes error when not currently selected block. Please see (Xilinx Answer 20211)

 

14. Why are there mismatches when using FFTx in System Generator for DSP? Please see (Xilinx Answer 20709)

 

 

General Issues 

 

1. The following error is reported during generation: "Undefined function or variable." Please see (Xilinx Answer 15190)

 

2. Generation fails when the Simulation Stop Function is defined for a model. Please see (Xilinx Answer 18623)

 

3. User Hardware Co-Sim files disappear when installing System Generator for DSP update. Please see (Xilinx Answer 18646)

 

4. JTAG Hardware Co-Sim with non-Xilinx parts in the chain causes error. Please see (Xilinx Answer 19599)

 

5. HDL Co-Simulation resolution mismatches. Please see (Xilinx Answer 20209)

 

6. Some of the DSP48 examples will not generate. Please see (Xilinx Answer 20212)

 

7. Incremental netlist project error when opened in Project Navigator. Please see (Xilinx Answer 20420).

AR# 21201
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article