We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21294

7.1i Timing Analyzer/trce Virtex4 - Timing analysis on Latch D -> Q as transparent latch delay when lat_d_q is disabled


General Description:

When I am doing timing analysis on my design, which has latches, the D->Q path is analyzed as a transparent latch delay, but the lat_d_q path tracing control is disabled. This path should be analyzed as combinatorial delay and not as a synchronous element. When is this going to be fixed?


This problem has been fixed in the latest 7.1i Service Pack available at:

The first service pack containing the fix is 7.1i Service Pack 2.

AR# 21294
Date Created 09/04/2007
Last Updated 01/18/2010
Status Archive
Type General Article