UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21328

12.1 Known Issue - Timing - Why is the spread in the data sheet section of Timing Analyzer not equal to Tdick/Tckdi?

Description

Why is the spread in the data sheet section of the Timing Analyzer not equal to Tdick/Tckdi?

Solution

The Tdick and Tckdi represent the internal capture register intrinsic setup and hold times, respectively. These times reflect only the setup and hold time of the internal register, and do not take into account any data path or clock path routing delays prior to that register. However, when specifying the setup and hold time requirements at the pins of the FPGA, as is reported in the data sheet section, the clock and data paths must be taken into account. Because the setup and hold requirements are expressed in relation to separate locations of the input path, the numbers are quite different.

AR# 21328
Date Created 09/04/2007
Last Updated 05/12/2012
Status Active
Type Known Issues