UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21336

7.1 EDK, PlatGen - C_MASK for multiple LMB peripherals incorrectly generated

Description

Keywords: EDK, PlatGen, c_mask, lmb, XPS, MHS

Urgency: Standard

General Description:
With certain design memory maps, it is not possible to generate a single C_MASK value for all LMB peripherals.

This situation occurs when one of the LMB decode bits falls in the range of another LMB's address space. Given the following:

DLMB
(0x00000000-0x00003fff) dlmb_cntlr
(0x00015000-0x000150ff) LED_7SEGMENT
(0x00014000-0x00014fff) my_lmb_sram_if_cntlr_0

The calculated C_MASK value is 0x0001_1000. But bit 19 is in the address space of dlmb_cntlr and it is not allowed as a valid decode bit for this system. However, this bit is needed to differentiate LED_7SEGMENT from my_lmb_sram_if_cntlr_0 without using a decode bit within dlmb_cntlr address space.

Solution

This problem has been fixed in the latest EDK 7.1i Service Pack available at:
http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is EDK 7.1i Service Pack 1.
AR# 21336
Date Created 04/27/2005
Last Updated 04/13/2007
Status Archive
Type General Article