UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21344

LogiCORE SPI-4.2 (POS-PHY L4) v7.3 - Migrating from v6.2 to v7.2 or 7.3 (Migration Guide)

Description

General Description: 

This Answer Record shows how to migrate the SPI-4.2 Core from v6.2 to v7.2 or v7.3, and describes the signal changes made to the core. While every attempt was made to keep constraints, input and output signals as consistent as possible between versions, certain modifications are required to upgrade from v6.2 to v7.2 or v7.3. 

 

NOTE: There are no pin-out differences between v7.2 and v7.3 cores. Therefore, this Answer Record can be used for migrating from v6.2 to v7.3 Core. However, be sure to use the appropriate 7.3 version of the UCF file. 

 

The following sections are included in this Answer Record: 

- Core Signal Changes 

- Wrapper File Changes 

- NCF File Changes 

- UCF File Changes

Solution

Core Signal Changes 

 

The following signals were removed from the v7.2 Sink Core: 

- SnkDPAMode(Output): Removed in v7.2, not used in the new dynamic alignment configuration. 

- SnkDPAModeSel(Input): Removed in v7.2, not used in the new dynamic alignment configuration. 

- RDClk180_GP(Output): Removed in v7.2, not used by the core. 

 

The following signals were removed from the v7.2 Source Core: 

- SysClk180_GP(Output): Removed in v7.2, not used by the core. 

- SysClk180_GBSL(Input): Removed in v7.2, not used by the Source Core in slave clocking mode. 

 

The following signals were added to the v7.2 Sink Core: 

- SnkIdelayRefClk(Input): A 200 MHz reference clock required by the ISERDES. This input signal must be connected to internal or external clock of 200 MHz for both static and dynamic alignment solutions. 

- SnkClksRdy(Output): This signal indicates all Sink Core clocks are ready for use. If not needed, it can be left unconnected. 

 

The following signal was added to the v7.2 Source Core:  

- SrcClksRdy(Output): This signal indicates all Source Core clocks are ready for use. If not needed, it can be left unconnected. 

- DcmLost_TDClk (Output): This signal indicates whether the SysClk_P(N) input is lost. Only available when global clock distribution is used. If not needed, it can be left unconnected. 

- DcmLost_TSClk (Output): This signal indicates whether the TSClk input is lost. Only available when global clock distribution is used. If not needed, it can be left unconnected. 

 

For more information, see the user guide. 

 

Wrapper File Changes  

The v7.2 wrapper file replaces the v6.2 wrapper file. 

 

NCF File Changes 

The v7.2 Core does NOT require NCF files. The v6.2 NCF files must be removed. 

 

UCF File Changes  

The UCF file must be updated by replacing all SPI-4.2 constraints in the UCF file with SPI-4.2 constraints provided in the v7.2 release (use the v7.2 UCF files instead of the v6.2 UCF files).

AR# 21344
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article