UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21389

Virtex-4 - What are the allowable OSERDES parameter combinations?

Description

Keywords: DATA_RATE_TQ, TRISTATE_WIDTH, TQ, OQ

What are the acceptable OSERDES parameter combinations?


Solution

Tristate (TRISTATE_WIDTH /DATA_RATE_TQ) settings are independent of data (DATA_WIDTH/DATA_RATE_OQ ) settings with following exceptions:

- If tristate ( DATA_RATE_TQ = BUF ), then TRISTATE_WIDTH should be set to 1. There is no restriction for data ( DATA_WIDTH/DATA_RATE_OQ ) settings.
- If tristate ( DATA_RATE_TQ = SDR), then TRISTATE_WIDTH is limited to 1 only. There is no restriction on data ( DATA_WIDTH/DATA_RATE_OQ ) settings
- If tristate ( DATA_RATE_TQ = DDR) then, TRISTATE_WIDTH is limited to 2 or 4 only . In this usage, note the following:
-- DATA_RATE_TQ = DDR and TRISTATE_WIDTH = 2. There is no restriction on data (DATA_WIDTH/DATA_RATE_OQ) settings.
-- DATA_RATE_TQ = DDR and TRISTATE_WIDTH = 4 . In this case, valid data settings are as follows:
DATA_RATE_OQ=DDR and DATA_WIDTH = 4
DATA_RATE_OQ=SDR and DATA_WIDTH = 2
AR# 21389
Date Created 09/04/2007
Last Updated 12/14/2006
Status Active
Type ??????