We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21401

Embedded Tri-mode Ethernet MAC Wrapper v2.1 - Dual RGMII EMAC configurations fail in MAP with "ERROR:MapLib:717 - The design uses 2 IDELAYCTRLs and 2 of them do not have LOC property defined..."


General Description:

Configurations of the Embedded Tri-mode Ethernet MAC Wrapper v2.1 that use both EMACs and the RGMII interface fail in MAP with the following message:

"ERROR:MapLib:717 - The design uses 2 IDELAYCTRLs and 2 of them do not have LOC

property defined. There can be only one IDELAYCTRL primitive with out LOC



Each EMAC RGMII interface uses an IDELAYCTRL to properly align the received data and clock. The current Embedded Tri-mode Ethernet MAC Wrappers do not apply any LOC constraints to the IDELAYCTRL primitives.

Since MAP requires that IDELAYCTRL primitives be LOC'd if more than one is used in a design, you can work around this issue by placing LOC constraints on each of the IDELAYCTRLs. For more information on how to LOC IDELAYCTRLs, refer to the Virtex-4 User Guide -> "SelectIO Logic Resources" -> "ILOGIC Resources" ->"IDELAYCTRL Overview":


AR# 21401
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article