We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21576

Virtex-4 RocketIO - 7.1i PAR does not allow a connection between the GT11 clock inputs and BUFR


General Description:  

7.1i PAR does not allow the GT11 input clocks to be driven by BUFRs. These include USRCLKs.


This issue is under investigation, and whether this use model will be supported in the design tools will be resolved by ISE 8.2i. 


GT11 input clocks can be driven by BUFGs. 


There is no restriction on GT11 clock outputs driving either a BUFR or a BUFG.

AR# 21576
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article