UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21584

10.1 Floorplan Editor/ PACE - Does not support wildcard character

Description

The only constraints that PACE picks up from the UCF are those on individual signals; not on buses. The bus constraints are assigned using the "*" wildcard character. How can I work around this issue?

Solution

PACE UCF output for bus constraints is shown below:

-------------------------------------------------------------------

NET "a<0>" IOSTANDARD = SSTL2_I ;

NET "a<1>" IOSTANDARD = SSTL2_I ;

NET "a<2>" IOSTANDARD = SSTL2_I ;

NET "a<3>" IOSTANDARD = SSTL2_I ;

-------------------------------------------------------------------

These constraints can be condensed manually with the wildcard option; however, PACE cannot process the wildcard syntax.

-------------------------------------------------------------------------------------------

NET "a<*>" IOSTANDARD = SSTL2_I ;

-------------------------------------------------------------------------------------------

Either syntax is correct; however, PACE requires that each bit be listed separately.

AR# 21584
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article