UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21592

LogiCORE PCI Express - Can trn_tsrc_rdy_n be asserted all the time? When should trn_tsrc_rdy_n be asserted?

Description

General Description: 

Can trn_tsrc_rdy_n be asserted all the time? When should trn_tsrc_rdy_n be asserted?

Solution

The user application input trn_tsrc_rdy_n should not be asserted low all the time. It should only be asserted when the user application is involved in a data transfer. It should be asserted at the same time as trn_tsof_n and deasserted with trn_teof_n. It is permissible to insert wait states between the assertions of trn_sof_n and trn_teof_n by deasserting trn_tsrc_rdy_n.

AR# 21592
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article