UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21600

Embedded Tri-mode Ethernet MAC Wrapper v2.1 - Design fails to load in timing simulation during SDF annotation with "# ** Error: (vsim-SDF-3240) emac_vhd_map_vhdl.sdf(11462): Instance '/uut/emacs' does not have a generic named..."

Description

Back-annotated Verilog and VHDL simulations of the Embedded Tri-mode Ethernet MAC fail to load in timing simulations during SDF annotation. Below are some of the errors generated in ModelSim: 

 

"# ** Error: (vsim-SDF-3240) emac_vhd_map_vhdl.sdf(11462): Instance '/uut/emacs' does not have a generic named 'thold_clientemac0dcmlocked_clientemac0txclientclkin_negedge_posedge'." 

 

"# ** Error: (vsim-SDF-3240) emac_vhd_map_vhdl.sdf(11461): Instance '/uut/emacs' does not have a generic named 'thold_clientemac0dcmlocked_clientemac0txclientclkin_posedge_posedge'."

Solution

This issue will be resolved in ISE 7.1i Service Pack 4.

AR# 21600
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article