UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21663

LogiCORE 10 Gigabit Ethernet MAC v6.0 Core - Example Design FIFO can lock up when short frames are passed into it

Description

General Description: 

A problem exists with the 10 Gigabit Ethernet MAC v6.0 Core's example design in which the FIFO can lock up if short frames are passed into the FIFO. Both the transmit and receive FIFO fail to correctly handle short frames.

Solution

The problem is with the example design only; this is not a problem with the actual core itself. 

 

A patch is available to resolve this issue.  

 

To obtain this fix, install the patch that is available in the LogiCORE 10 Gigabit Ethernet MAC v6.0 Core Release Notes and Known Issues Answer Record (Xilinx Answer 21046), and then regenerate the core.

AR# 21663
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article