We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21802

Virtex 4 - PowerPC 405 errata 213 on Virtex4 VxWorks BSP and Monta Vista Linux


The VxWorks BSP template needs to be updated to implement the workaround for PPC405 errata 213.

The workaround should be placed in sysALib.s immediately after clearing the MSR at which point bits 1 and 3 of CCR0 are set. Note that these bits are undocumented by IBM.

Failure to implement this fix can lead to random memory corruption.


This issue has been resolved in EDK 8.1 service pack 1

AR# 21802
Date Created 07/26/2005
Last Updated 12/15/2012
Status Active
Type General Article