UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21838

Virtex-4 RocketIO - What are the TXCPSEL and RXCPSEL attributes?

Description

What are the TXCPSEL and RXCPSEL attributes?

Solution

TXCPSEL 

- TXCPESEL controls the charge pump current in the TX PLL. 

- Setting it to 1 doubles the charge pump current. 

- There is one TXCPSEL attribute as the TX PLL is shared between two MGTs in a tile. 

- It is located in MGTA ONLY, Bit0 of Reg 0x72. 

 

RXCPSEL 

- RCXPSEL controls the charge pump current in the RX PLLs. 

- Setting it to 1 doubles the charge pump current. 

- There are two RXCPSELs as each MGT has its own RX PLL. 

- For MGTB, it is located at Bit0 of Reg 0x51. 

- For MGTA, it is located at Bit0 of Reg 0x75.

AR# 21838
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article