We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21840

Virtex-4 IDELAY - What is correct value of each tap delay in the IDELAY?


Keyword: Virtex-4, IDELAY, tap

General Description:

Table 34 of the Virtex-4 Data Sheet, v1.10, specifies that the IDELAY Chain Delay Resolution (TIDELAYRESOLUTION) is 75 ps. The IDELAY section of Virtex-4 Library Guide for HDL Designs states that each tap delay is calibrated to 78 ps. Which document is correct?


The correct delay value of IDELAY tap can be found in the Virtex-4 Data Sheet. The data sheet is available at


AR# 21840
Date Created 09/04/2007
Last Updated 04/27/2012
Status Archive
Type General Article