UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2197

FPGA/Design Compiler: What are the differences between Synopsys FPGA Compiler and Design Compiler?

Description

Keywords : Design Compiler, FPGA Compiler, Synopsys

Urgency : Standard

Description : What are the differences between Synopsys FPGA
Compiler and Design Compiler?

Solution

When targeting an FPGA, FPGA Compilier typically does an
overall better job with sythesis and reporting than Design
Compiler, especially if you are targeting an xc4000 Device.
This is a list of some of the features and differences of
both compilers.

Here is a list of some of the features of both :

- High degree of support of HDL Language
- Automatic Inference of XBLOX Modules
- State Machine encoding, re-encoding (including one-hot)

Here is a list of some of the features availible in FPGA
Compiler but not Design Compiler :

- Read and Write XNF files
- Optimize Existing XNF files
- Mapping of logic into CLBs and IOBs
- Analyze post place & route delay information
- Automatic generation of timing specs for placement & routing
tools
- Xilinx specific optimization algorithms
- Synthesis to FPGA CLB/IOB and LUT Structures
- High acuracy area/speed reporting for FPGAs

Note: FPGA Compiler users should only write out XNF (.sxnf)
files for implementation into the Xilinx tools. The EDIF
format is not supported from FPGA Compiler. Conversely, Design
Compiler users should only write out EDIF (.sedif) files for
implementation into the Xilinx tools. The XNF format is not
supported for Design Compiler.
AR# 2197
Date Created 05/20/1997
Last Updated 04/25/2007
Status Archive
Type General Article