We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21974

LogiCORE SPI-4.2 (POS-PHY L4) Lite - RStat Errors reporting in timing simulation


When I simulate my design example, I receive the following error for timing simulations: 


"Note: RStat Error : DIP2 error received. Expecting 01, received 00. SnkDip2ErrReqFlag = 0"


The error occurs because the RStat checking is performed on the rising edge of RSClk. The mismatch errors occur because the RStat signal is transitioning at the clock edge. If you are using the simulation testbench provided with the SPI-4.2 Lite Core design example, this error can be ignored.  


The testbench delivered with the SPI-4.2 Lite core is fixed in v4.2.

AR# 21974
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article