We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22001

LogiCORE SPI-4.2 (POS-PHY L4) Lite - Design example gives warnings for source segmenting packets


When I use the Source Core FIFO using the credit boundary (SrcBurstMode = 0), it is allowed to segment packets on the credit boundary. The following warning occurs in the design example testbench: 


"TDat Warning : Source is segmenting packets."


This warning message is due to example testbench issues and can be ignored.

AR# 22001
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article