We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22002

LogiCORE SPI-4.2 (POS-PHY L4) Lite v3.0 - Design example testbench runs at 100 MHz, which is too fast for Spartan-3E


The design example testbench for the Lite Core is set to run at 100 MHz for all families. This causes timing simulation errors for the Spartan-3E devices, which are specified to run only at 90 MHz.


This issue has been fixed in SPI-4.2 v4.1 Core.

AR# 22002
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article