UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22012

LogiCORE SPI-4.2 (POS-PHY L4) Lite - When Regional clocking is selected, you might receive PAR error: Phase 8: 61 unrouted; (0) REAL time: 13 mins 13 secs

Description

When regional clocking is selected for the Sink or Source cores, the tools might have issues placing the regional clocks. The tool might fail to route the TSClk because of poor placement of the BUFRs. 

 

You might receive following error message from PAR: 

 

"Phase 8: 61 unrouted; (0) REAL time: 13 mins 13 secs  

IMPORTANT MSG: UNROUTABLE DESIGN; CHANGE PLACEMENT or EASE CONSTRAINTS 

Phase 9: 61 unrouted; REAL time: 13 mins 16 secs  

Phase 10: 61 unrouted; (0) REAL time: 13 mins 38 secs  

Total REAL time to Router completion: 13 mins 44 secs  

Total CPU time to Router completion: 13 mins 13 secs"

Solution

Adding the following constraints the UCF File can resolve the issue:  

 

Sink: INST "RS*" LOC = "Bank5"; INST pl4_lite_snk_clk0/* AREA_GROUP = AG_pl4_lite_snk ;  

Source: INST pl4_lite_src_clk0/* AREA_GROUP = AG_pl4_lite_src ;

AR# 22012
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article