We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22048

LogiCORE SPI-3 PHY v4.0 - A 32-channel (or more) polled core fails timing


Urgency: Standard  


General Description: 

A 32-channel (or more) polled SPI-3 PHY Core fails timing in PAR.


If the system timing budget cannot permit this input setup to be relaxed, a solution is for the Link device to poll the PHY Core by holding TADR to the same value for 2 cycles, and then only sample the value on PTPA 2 cycles later (the result that comes 1 cycle later should be discarded). 


Other solutions are being investigated.

AR# 22048
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article