UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22053

LogiCORE SPI-3 PHY v4.0 - In simulation, the demo testbench sends packets to addresses beyond the maximum number of channels selected in the GUI

Description

In the example design simulation, the demo testbench sends packets to addresses beyond what I indicated as the maximum number of channels (selected in GUI).

Solution

This is not a problem because the Link core will pass any 8-bit address through regardless of the number of channels selected. (The number of channels indicates how many channels of flow control information is reported).

AR# 22053
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article