We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22064

7.1i UniSim, Simulation - There is a Delta-cycle difference between CLK0 and CLKDV in the DCM model


Keywords: functional, race conditions

Urgency: Standard

General Description:
When performing a functional simulation of the DCM/DCM_ADV/DCM_BASE/DCM_PS, there is a delta-cycle difference between the CLKDV and CLK0 outputs. The CLKDV is occurring 2 delta-cycle delays before the CLK0, causing race conditions in the design.


This problem has been fixed in the latest 7.1i Service Pack available at:
The first service pack containing the fix is 7.1i Service Pack 4.
AR# 22064
Date Created 09/04/2007
Last Updated 10/16/2008
Status Archive
Type General Article