We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22075

11.1 PlanAhead - Pins vs. Ports under the ROOT PBlock folder


What is the difference between the ports and the pins found in the ROOT PBlock folder?


PlanAhead defines ports as top level/block level pins that are connected to input/output buffers. Any pins that are not connected to buffers are listed as pins. You can check on pins and ports by selecting a pin or port, and then clicking the right mouse button to invoke schematic and expanding schematic fragments.

AR# 22075
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article