UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22107

7.1i XST - Shared variable support in XST

Description

Keywords: VHDL, RAM, block, dual, write

VHDL shared variables are supported in XST only for the inference of dual-write RAM.

Solution

When using shared variables in XST, be sure to name the variable something completely different than any other signal that will be inferred into a RAM. Otherwise, all of the RAM signals will take on the same characteristics of the shared variable.

For example, if the shared variable gets inferred into a RAMB16_S4_S4, then all of the other RAM signals will be inferred into a RAMB16_S4_S4. Assigning an entirely unique name to the variable resolves this problem.

This issue is fixed in ISE 8.1i.
AR# 22107
Date Created 09/04/2007
Last Updated 01/08/2009
Status Archive
Type General Article