We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22134

MIG 1.3 - DDR controller failure after reset for frequencies between 200-220 MHz


Keywords: memory, interface, generator, ddr, reset, bug, controller, mig

After reset, the tap controller logic does not always function correctly at all operating frequencies. We noticed a failure rate of around 2% with the controller in the 200 to 220-MHz operating range. When is this going to be fixed?


The new tap controller logic resolves this issue in MIG 1.4.

There is an update (new 'comp16_tap_ctrl.v' file) available via Technical Support:

AR# 22134
Date Created 09/04/2007
Last Updated 04/06/2009
Status Archive
Type General Article