We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22164

7.1 System Generator for DSP - How can I perform a behavioral simulation when the NGC netlist flow is used in System Generator?


General Description: 

When the NGC Netlist flow is the compilation target in SysGen, we provide a netlist and instantiation template but no simulation model, so a behavioral simulation is not possible.


To work around the lack of a Behavioral simulation, you can use the HDL netlist flow which provides all the HDL files which can be used in a behavioral simulation to verify the design, before exporting it as a NGC Netlist. 


To test the design once it has been inserted into a larger design, use the Post-Translate simulation flow in ISE Project Navigator.

AR# 22164
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article