UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22213

7.1i NetGen, Timing Simulation Virtex-4 - Delay for the IDELAY component does not show up when IDELAY is used in "Default" mode

Description

Keywords: simulate, SimPrim, idelay, x_idelay, delay, output

Urgency: Standard

General Description:
In timing simulation for Virtex-4, the delay for the IDELAY component does not show up when IDELAY is used in "Default" mode.

Solution

To work around this issue, set IDELAY to "Fixed" mode.

This issue will be fixed in ISE 8.1i.
AR# 22213
Date Created 09/04/2007
Last Updated 11/17/2008
Status Archive
Type General Article