UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22215

Virtex-E/-II/-II Pro/-4/-5 - What state is CCLK in after configuration is finished?

Description

Keyword: CCLK, state, after configuration

What occurs to CCLK when the device is in Master mode and finished the start-up sequence?

Solution

The start-up sequence contains an End of Start-Up (EOS) signal that is released on the 8th state of the start-up sequence. If the device is in master mode, the CCLK will stop providing clocks when this signal is released and CCLK will be tied high with a weak internal pullup.

AR# 22215
Date Created 09/04/2007
Last Updated 02/26/2013
Status Active
Type General Article