UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22238

LogiCORE SPI-4.2 (POS-PHY L4) v7.3 - A patch is needed to address SPI4.2 issues in Virtex-4

Description

Urgency: Hot 

 

General Description: 

This patch is applicable to SPI-4.2 Core users that target Virtex-4 only. It does not apply to users that target Virtex-II or Virtex-II Pro. All SPI-4.2 Core users targeting Virtex-4 (v7.3, v7.2, v7.1 and v7.0) must download a patch to address the following three issues: 

 

CR 217100 : (Xilinx Answer 22084) Sink core goes empty when there is 1 packet left in sink FIFO 

CR 218335 : (Xilinx Answer 22245) Sink core duplicates data on FIFO interface side 

CR 218336 : (Xilinx Answer 22246) Signal SnkFFBurstErr is asserted unexpectedly

Solution

If you are currently using SPI-4.2 v7.2, v7.1, or v7.0, you need to upgrade to v7.3 core immediately. The v7.3 core is available with 7.1i IP Update #3. The latest IP Updates are available from the Download Center at: 

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
 

Once you have installed IP Update #3, you will need to install a patch over your ISE installation. 

 

Follow these steps: 

 

1. Download the patch from: 

http://www.xilinx.com/txpatches/pub/swhelp/coregen/spi42_v7_3_patch1.zip
 

2. Save the patch in a temporary directory on your system. 

 

3. Using Winzip or other file extraction utility, extract the zip file over your ISE7.1i design tools installation. Typically, on PC systems, this is C:\Xilinx. 

 

4. Generate the SPI-4.2 Core and start your design using the generated files. If you have previously generated SPI-4.2 Core v7.0, v7.1, v7.2 or v7.3, you will need to re-generate the SPI-4.2 Core using the same configuration you have been using. For information on how to generate a core using XCO file, see the Core Generator User Guide. 

 

5. Replace the old sink netlist file (<comp_name>_snk_pl4_top.ngc) with the newly generated netlist file and implement your design from NGDBuild stage. There are no changes to source core netlist or the other files; therefore, there is no need to replace them. 

 

All three issues mentioned in this Answer Record will be fixed in SPI-4.2 v7.4 core, which will be available with ISE8.1i IP Update #1, 

tentatively scheduled for January 2006.

AR# 22238
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article