UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22257

NetGen - "WARNING:NetListWriters:306 - Signal bus %s%s on block %s is not reconstructed, because there are some missing bus signals"

Description

The following warning occurs while the simulation netlist is being generated:

"WARNING:NetListWriters:306 - Signal bus %s%s on block %s is not reconstructed, because there are some missing bus signals."

Solution

This warning occurs when bits in a particular bus have been optimized, since only certain bits are actually used in the design. The bus is not re-created, and only the bits of the bus that are used in the design are included in the netlist.

If this was intentional, this warning can be safely ignored. Otherwise, you should make the following changes:

- Ensure that all signals connecting the module to the top-level design are connected properly.

- Check the spelling of the names and bus delimiters.

AR# 22257
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article