UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22333

LogiCORE - I cannot find the Verilog behavioral simulation model for my core

Description

I have generated a CORE Generator LogiCORE using the Verilog flow, and the VEO template file and the Verilog simulation wrapper filers have been created.

I cannot find a Verilog simulation model, and I receive the following errors when attempting to simulate: 

 

Error: (vsim-3033) ... The design unit was not found

 

For Example: 

When I perform a Verilog behavioral simulation of the Pipeline Divider Core v.3.0, the following error occurs: 

 

Error: (vsim-3033) divider_pipe.v(81): Instantiation of 'SDIVIDER_V3_0' failed. The design unit was not found. 

 # Region: /top_test_toplevel_v_tf/uut/divider_pipe 

 # Searched libraries: 

 # C:\Modeltech_xe58\win32xoem/../xilinx/verilog/xilinxcorelib_ver 

 # C:\Modeltech_xe58\win32xoem/../xilinx/verilog/unisims_ver 

 # work"

Solution

There are several cores that do not have Verilog behavioral models. 

The supported language for behavioral simulation is VHDL. 

If your simulator does not support multiple languages, you can work around this issue by generating a Verilog structural model with ISE 7.1i or above.  

 

To generate a Verilog model for simulation, follow these steps: 

 

1. Go to Project Options.  

2. From the Generation tab, select Verilog as the design flow and Structural as the model type. 

 

On generation, a UniSim-based model of the divider is created. 

 

Note: The CORE Generator Structural flow is advised only for the cores where the data sheet indicates that it should be used.

 

For Cores where the Structural Netlist is not available, you will need to see (Xilinx Answer 8065).

 

Another way to work around this issue is to use the post-translate (post-NGDBuild) gate-level Verilog netlist generated from the EDIF or NGC netlist to run the simulation. 

 

For more information, please see (Xilinx Answer 8065).

AR# 22333
Date Created 09/04/2007
Last Updated 01/22/2015
Status Active
Type General Article
Tools
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • Less