We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22337

EDK 7.1i SP2 OPB_PCI_v1_02_a - OPB PCI timeout occurs with simultaneous reads from both OPB-side and PCI-side


General Description: 

There is an inconsistency in the OPB PCI bridge operation when simultaneous OPB-side and PCI-side peripheral reads occur. Depending on the relative timing, an OPB timeout can occur. Although this is an allowed OPB protocol, it is inconsistent in operation. In earlier versions, an OPB timeout occurred for certain relative clock phases.


To solve this issue, make sure that OPB retry occurs consistently with all clock phases with simultaneous OPB-side and PCI-side reads. To resolve this issue, you can download a patch located at: 


Download the patch to the "pcore" sub-directory (in your project directory) and compile the design. 


NOTE: This patch has the same version as the existing core in the EDK build. 


A resolution is included in 8.1i EDK, scheduled for release in 2006.

AR# 22337
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article