UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22341

7.1i Virtex-4 MAP - Crash in initial stages of MAP

Description

When I run MAP on my design, it immediately fails and a core dump is reported as follows: 

 

"Release 7.1i - Map H.42 

Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved. 

Using target part "4vfx12sf363-12". 

Segmentation fault (core dumped)" 

 

What is causing this failure? 

 

NOTE: This Answer Record is a good match for your case only if the crash failure occurs after the phase "Using target part "4vfx12sf363-12" (or some other part).

Solution

In some designs, the logical DRC crashes during the early stages of MAP because of unexpected connectivity. For example, an unconnected OSERDES OQ pin can cause this failure. You can confirm the source of the crash by disabling the logical DRC with the following environment variable:  

 

Windows 

SET XIL_MAP_SKIP_LOGICAL_DRC=1 

 

Linux and Solaris 

setenv XIL_MAP_SKIP_LOGICAL_DRC 1 

 

NOTE: This suggestion is a diagnostic step and is not a solution. If MAP proceeds past the original failure point, one of the following can occur:  

 

- MAP fails later on and issues a more informative error message. 

- PAR fails and issues a more informative error message. 

- No errors occur. In this case, contact Xilinx Technical Support for assistance in pinpointing the source of the DRC failure. Often, the upcoming release has already been enhanced to report the source of the failure, as is the case with version 8.1i and the OSERDEs issue. 

 

For general information about setting ISE environment variable, see (Xilinx Answer 11630).

AR# 22341
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article