We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22385

8.2i XST Virtex/-E, Spartan-II/-IIE - Dual-port dual-write RAM inference does not work as shown in the XST User Guide


When I use the code from the "XST User Guide," Chapter 2 - HDL Coding Techniques -> RAMs/ROMs -> Dual Port Block RAM with Two Write Ports, and try to infer this type of RAM targeting one of the older devices such as Virtex, Virtex-E, Spartan-II, or Spartan-IIE, an incorrect RAM implementation is generated. A single input is connected to both write ports on the block RAM.


Dual-port RAM support is only for Virtex-2 Pro families and newer, and is not intended for older devices. If you target one of the newer devices, the correct type of RAM is inferred.

To work around the issue, you can either instantiate the block RAM primitive that you want to use, or use CORE Generator to generate the RAM.

AR# 22385
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article